Module Execution Architecture approach and concepts

by Gerrit Muller University of South-Eastern Norway-NISE e-mail: gaudisite@gmail.com www.gaudisite.nl

Abstract

The module Execution architecture approach and concepts addresses an incremental approach to design an execution architecture. A set of concepts is introduced and illustrated, which is useful in the hands on phase of the course.

Distribution

This article or presentation is written as part of the Gaudí project. The Gaudí project philosophy is to improve by obtaining frequent feedback. Frequent feedback is pursued by an open creation process. This document is published as intermediate or nearly mature version to get feedback. Further distribution is allowed as long as the document remains complete and unchanged.

September 1, 2020 status: planned version: 0



An incremental execution architecture design approach

by Gerrit Muller University of South-Eastern Norway-NISE e-mail: gaudisite@gmail.com www.gaudisite.nl


Abstract

An incremental design approach for the execution architecture is described. The method is based on identification of the most critical requirement from both user as well as technical point of view. The implementation itself is based on quantified budgets. The creation, modification and verification of the budget is discussed.


Distribution

This article or presentation is written as part of the Gaudí project. The Gaudí project philosophy is to improve by obtaining frequent feedback. Frequent feedback is pursued by an open creation process. This document is published as intermediate or nearly mature version to get feedback. Further distribution is allowed as long as the document remains complete and unchanged.

September 1, 2020 status: draft version: 1.0




Positioning in CAFCR



version: 1.0 September 1, 2020 EAAandCAFCR




Incremental approach




version: 1.0 September 1, 2020 EAAspiral






version: 1.0 September 1, 2020 EAAhwswRequirements

Quantification steps



An incremental execution architecture design approach 6 Gerrit Muller

Budget based design





Execution architecture concepts

by Gerrit Muller University of South-Eastern Norway-NISE e-mail: gaudisite@gmail.com www.gaudisite.nl


Abstract

The execution architecture determines largely the realtime and performance behavior of a system. Hard real time is characterized as "missing a deadline" will result in system failure, while soft real time will result "only" in dissatisfaction. An incremental design approach is described. Concepts such as latency, response time and throughput are illustrated. Design considerations and recommendations are given such as separation of concerns, understandability and granularity. The use of budgets for design and feedback is discussed.


Distribution

This article or presentation is written as part of the Gaudí project. The Gaudí project philosophy is to improve by obtaining frequent feedback. Frequent feedback is pursued by an open creation process. This document is published as intermediate or nearly mature version to get feedback. Further distribution is allowed as long as the document remains complete and unchanged.

September 1, 2020 status: preliminary draft version: 1.1



Execution Architecture






A hard real time — soft real time = s					
disastrous failure	dise	dissatisfaction			
human device loss safety safety function		waiting time			
loss of information	loss of eye hand coordination				



Smartening requirements

Limited set of hard real time cases Precise form of the distribution is not important. Be aware of systematic effects No exception allowed Worst case must fit

Well defined set of performance critical cases




Typical within desired time, limited exceptions allowed.

Exceptions may not result in functional failure


Execution architecture concepts 11 Gerrit Muller

Version: 1.1 September 1, 2020 EACsmarteningRequirements












Throughput




throughput:

- + processing steps/frame
- + frames/second
- + concurrent streams




Gross versus Nett

bus bandwidth, processor load [memory usage] useful macroscopic views, be aware of microscopic behavior






Design recommendations separation of concerns






Design recommendations understandability





Granularity considerations



fine grain:	coarse grain:
flexible	rigid
high overhead	low overhead



synchronous

safety critical, reliable, subsystems

very low overhead predictable understandable

works best in total separation does not work for multiple rhythms

thread based

Asynchronous applications and services

separation of timing concerns sharing of resources (no wait)

poor understanding of concurrency danger of high overhead

timer based

regular rhythm;

low "tunable" overhead understandable

fast rhythms significant overhead




I/O and HW events


separation of timing concerns

definition of interrupts determines: overhead, understandability



Synchronous design






double buffer:

full decoupling of calculation and execution



Actual timing on logarithmic scale






Typical micro benchmarks for timing aspects

	infrequent operations, often time-intensive	often repeated operations
database	start session finish session	perform transaction query
network, I/O	open connection close connection	transfer data
high level construction	component creation component destruction	method invocation same scope other context
low level construction	object creation object destruction	method invocation
basic programming	memory allocation memory free	function call loop overhead basic operations (add, mul, load, store)
OS	task, thread creation	task switch interrupt response
HW	power up, power down boot	cache flush Iow level data transfer



The transfer time as function of blocksize



Execution architecture concepts 23 Gerrit Muller

version: 1.1 September 1, 2020 RVparametrizedTransferRate



Example of a memory budget

memory budget in Mbytes	code	obj data	bulk data	total
shared code User Interface process database server print server optical storage server communication server UNIX commands compute server system monitor	11.0 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	3.0 3.2 1.2 2.0 2.0 0.2 0.5 0.5	12.0 3.0 9.0 1.0 4.0 0 6.0 0	11.0 15.3 6.5 10.5 3.3 6.3 0.5 6.8 0.8
application SW total	13.4	12.6	35.0	61.0
UNIX Solaris 2.x file cache				10.0 3.0
total				74.0



complications measures considered margin cache explicit behavior bus allocation architecture rules memory management monitoring, logging garbage collection pool management memory (buffer, storage) fragmentation feedback to architect non preemptable OS activities flipover simulation "hidden" dependencies (ie [dead]locks) systematic "coincidences", avalanche triggers instable response, performance

